Indexed metadata
Ancient Indian Vedic Mathematics based 32-Bit Multiplier Design for High Speed and Low Power Processors
Nishant G.Deshpande, Rashmi Mahajan
Evidence graph
No public relationships recorded yet.
Integrity note: This page is a factual metadata record created by deterministic ingestion. It is not a claim that the work moves a mathematical frontier or has been independently verified.